

|| न हि ज्ञानेन सदृशं पवित्रमिह विद्यते || Dr. Vitthalrao Vikhe Patil Foundation's

Dr. Vithalrao Vikhe Patil College of Engineering Ahmednagar DTE College Co



Date: 02/10/2023

Notice

All the S.E, T.E, B.E. students are hereby informed that Training &Placement cell of Electronics and Telecommunication Engineering Department is Webinar (Online Mode) on arranging "Job opportunities in VLSI/ Semiconductor Domain "conducted by Takshila VLSI Technology, Bangaloreon Friday 4/10/202 at 06:30 pm.

All the students should present for Webinar

This is for strict compliance.

Mark

Prof. A.R. Landge

T&P cellIn charge

HOD



।। न हि ज्ञानेन सदृशं पवित्रमिह विद्यते ।।

Dr. Vithalrao Vikhe Patil Foundation's

Dr. Vithalrao Vikhe Patil College of Engineering



Affiliated to SPPU, Pune (ID. No. PU/AN/Engg./027/(1983) Recognized by AICTE, New Delhi & Government of Maharashtra Accredited by NAAC with A+ Grade (3.34 CGPA) & NBA, New Delhi

Ref.No. CEA/E&TC/2023/2812-

Date:-29/09/2023

To,

Mr. Manoj,

Physical Design Engineer,

Takshila VLSI Technology,

Bangalore,.

Subject: Request for conducting Expert lecture "Job opportunities in VLSI/ Semiconductor Domain" on 04thOctober 2023.

Dear Sir,

It gives us immense pleasure to state that the Training & Placement cell of Department of Electronics & Telecommunication Engineeringof our institute organizes a webinar for students.

As per discussion with Prof. A.R.Landge, Assistant Professor, Department of Electronics & Telecommunication Engineering, We would like to invite you to conducta Webinaron topic "job opportunities in VLSI /Semiconductor Domain" on 04th October 2023.

Kindly accept our invitation to deliver lecture and give your consent.

Thanking you.



Yours sincerely,

Jday P. Naik)

College of En

DR. VITHALRAO VIKHE PATIL COLLEGE OF ENGINEERING, AHMEDNAGAR

principal@enggnagar.com **C** 0241-2777296 / 2779496 / 9356164515 www.enggnagar.com g Vilad Ghat, Vadgaon Gupta, PO MIDC, Ahmednagar(MS) India - 414 111





|| न हि ज्ञानेन सहुजं पवित्रपिह विद्यते || Dr. Vitthalrao Vikhe Patil Foundation's

Dr. Vithalrao Vikhe Patil College of Engineering Ahmednagar DTE COllege Code: EH-5151



Report of Webinar

Topic	Job opportunities in VLSI/ Semiconductor Domain			
Date:	4 th October 2023			
Speaker	Mr. Manoj, Physical Design Engineer, Takshila VLS er Technology, Bangalore			
Industry:	Takshila VLSI Technology			
Time	6.30 p.m – 8.00 p.m			
No. of Participants	134			
Venue	E&TC Department			
Event In charge	Prof. A.R. Landge			

Marth Prof. A.R. Landge

Event In charge

HOD



|| न हि ज्ञानेन सद्भां पवित्रगिह विद्यते || Dr. Vitthalrao Vikhe Patil Foundation's

Dr. Vithalrao Vikhe Patil College of Engineering Ahmednagar DTE COllege Code EN-5151



Course Outcomes

Co1: Students will get the knowledge about essential skills required for working in VLSI industry

Co2: Student will be able to learn in practical aspects of VLSI design

CO-PO Mapping

CO	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	P012
COI									2	2	2	
CO2									2	2		

CO-PSO Mapping

CO	PSO1	PSO2	PSO3
CO1			1
CO2		1	



|| न हि ज्ञानेन सदुशं पवित्रमिह विद्यते || Dr. Vitthalrao Vikhe Patil Foundation's

Dr. Vithalrao Vikhe Patil College of Engineering Ahmednagar DTE COllege Code: EN-5161



Job opportunities in VLSI/ Semiconductor Domain

Contents:

- Basics of CMOS
- · MOSFET Operation, stick diagram, IC fabrication process
- · Basic understanding of transition/slew, capacitance, leakage power, internal power, On-Chip-Variation (derate, AOCV, LVF)
- Library file difference NLDM, CCS, ECSM, LVF
- Timing concepts understanding like setup, hold, recovery, removal, pulse width, clock gating check
- · PLL jitter understanding and uncertainty calculations
- IO budgetting
- · Different Timing Modes understanding
- ECO generation
- Floorplaning concepts and IO placement
- Power planning
- Placement strategies like region, fence, blockages, pading, bump, dont touch, filler gap
- DRV optimization, Buffer tree synthesis
- Clock tree synthesis and clock latency calculations
- Routing design and optimization
- Antenna
- ECO Timing closure and implementation cycle
- Design Rule Checks understanding and importance
- Layout Versus Schematic and difference with respect to LEC
- Electrical Rule Checks
- IR Drop analysis Static and Dynamic




|| व हि ज्ञावेन सदृशं पवित्रमिह विद्यंते || Dr. Vitthalrao Vikhe Patil Foundation's

Dr. Vithalrao Vikhe Patil College of Engineering Ahmednagar



Photographs:





| व हि समेव मतृतं पवित्रगित विधाने | Dr. Vitthalrao Vikhe Patil Foundation's Dr. Vithalrao Vikhe Patil College of Engineering Ahmednagar



Feedback Form

	Date: 04/10/2023
Topic of Expert Le	ecture: Webinar on "Job opportunities in VLSI/ Semiconductor Domain
Name of Expert: Bangalore	Mr. Manoj, Physical Design Engineer, Takshila VLSI Technology,
Q.1 How would you	rate the topic of Webinar?
Average	Good Excellent Outstanding
Q.2 How was the lev	rel of content?
Average	Good Excellent Outstanding
Q.3 How would you	rate the knowledge of Resource person?
	Good Excellent Outstanding
Q.4 How did you like	the subject material?
Average	Good Excellent Outstanding
Q.5 Will lecture be us	reful for your studies?
Average	Good Excellent Outstanding
Q.6 How did you rate	the lecture overall?
Average	Good Excellent Outstanding
Q.7 Remark	
more :	such events should be encouraged
Q.8 Suggestions if any	
live	according the more should be more
	DesallaBhard



।। न हि ज्ञानेन सदृशं पवित्रमिह विद्यते ।।

Dr. Vithalrao Vikhe Patil Foundation's

Dr. Vithalrao Vikhe Patil College of Engineering



Affiliated to SPPU, Pune (ID. No. PU/AN/Engg./027/(1983) Recognized by AICTE, New Delhi & Government of Maharashtra Accredited by NAAC with A+ Grade (3.34 CGPA) & NBA, New Delhi

Ref.No. CEA/E&TC/2023/ 29 01

Date:-05/10/2023

LETTER OF THANKS

Dear Sir,

On behalf of Dr. Vithalrao Vikhe Patil College of Engineering, Ahmednagar, we take this opportunity to extend our heartfelt gratitude & huge "Thank you" for delivering webinar on"Personality Development and getting job ready"for Electronics & Telecommunication Engineering students on 04/10/2023 at 6:30 pm.

Let us maintain and cherish these relations for mutual benefit hence and forever.

We shall remain obliged for sparing valuable time with us.

HOD, E&TC

To, Mr. Manoj, Physical Design Engineer, Takshila VLSI Technology , Bangalore,

College of Engineering Ahmednagar

